Through years of working with development projects with wireless applications, RTX has built up an outstanding knowledge in design with VHDL for FPGA. RTX offers to deliver everything from an IP block described in VHDL (or Verilog) to a complete board level system including FPGA, PCB and level-1 software.
Services
RTX can assist customers with design specification of the desired FPGA from a system design specification. Experienced VHDL designers from RTX convert the design specification into a reliable design (IP block, FPGA or...).
Prototyping of designs in FPGAs is standard procedure, and can be accelerated by using the in-house facilities that RTX holds
 |
Software layer-1 development
|
| |
PCB layout and component mounting
|
| |
RF design
|
| Design Methodology
The preferred HDL design language is VHDL, but designs may be delivered in Verilog as well
|
| |
The design is broken down into modules based on the design specification (from the customer or by RTX) |
| |
Each module has its own design specification and test specification, which are reviewed by qualified designers
|
| |
Test specifications are created from design specifications resulting in test cases and test benches
|
| |
Each module is tested and module integration is verified by system level test of the IP or FPGA
|
| Areas of Design Specialisations |
|
| |
Wireless system design
|
| |
Low power FPGA design
|
| |
High speed FPGA design
|
| |
Bus- and systems design IP
|
| |
Wireless IP
|
| |
Signal processing IP (see description below)
|
| |
Communication IP
|
Bus – and systems IP
| |
Fast integration of multiple IP cores into very large FPGA designs using proprietary internal bus structure and hierarchy built scripts
|
| |
AHB and PCI bus slave and master designs
|
Wireless IP
| |
RTX has designed its own licensable certified Bluetooth baseband IP Core
|
| |
Bluetooth tester design including RTX Bluetooth baseband Core
|
| |
Synchroniser and framing/deframing in 2G4 base station
|
| |
Sequencer (IP Core), proprietary event controller for timing critical burst or frame based systems
|
| |
TD-SCDMA coprocessor Core to GSM baseband
|
| Communication IP
Local Loop backbone, Bi-directional Data Link (BDL) Core
|
| |
Local Loop backbone, Bi-directional Data Link (BDL) Core
|
| |
DSP and DAC interface controllers
|
| |
PC Card interface controller
|
Signal Processing IP
| |
CVSD codec (IP Core)
|
| |
Error correcting codes
|
| |
Filter designs
|
| |
Whitening & encryption
|
FPGA design expertice
| |
Xilinx – Virtex series, Spartan series, CPLDs (XC9500, Coolrunner), XC4000 series
|
| |
Actel ProASIC
|
ASIC design expertice
RTX has drawn up ASIC designs with systems integrators, and provided the system integrators with synthesisable VHDL design prepared for scan insertion.
